



LZ3/LZ3A (Z580) Intel Chief River Platform (Optimus) Block Diagram





www.vinafix.vn

PEG_COMP connect to PIN H22&J22 W:4mils/S:15mils/L: 500mils.
PEG_COMP connect to PIN J21 W:12mils/S:15mils/L: 500mils.


Ivy Bridge Processor (DMI,PEG,FDI)



Ivy Bridge Processor (CLK,MISC,JTAG)



PEG x16 (UMA Non-stuff)




DP & PEG Compensation

PEG_ICOMPI and RCOMPO signals should be routed within 500 mils typical impedance = 43 mohms PEG_ICOMPO signals should be routed within 500 mils typical impedance = 14.5 mohms




+1.05V_PCH 

eDP_COMPIO and ICOMPO signals should be shorted near balls and routed with typical impedance <25 mohms


Processor pull-up(CPU)









05






```
CFG[6:5] (PCIe Port Bifurcation Straps)
11: (Default) x16 - Device 1 functions 1 and 2 disabled
10: x8, x8 - Device 1 function 1 enabled ; function 2 disabled
01: Reserved - (Device 1 function 1 disabled ; function 2 enabled)
00: x8,x4,x4 - Device 1 functions 1 and 2 enabled
```


Cougar Point/Panther Point (LVDS,DDI)






System PWR_OK(CLG)








PCH2 (CLG)



PCH Strap Table

Pin Name	Strap description	Sampled	Configuration	
SPKR	No reboot mode setting	PWROK	0 = Default (weak pull-down 20K) 1 = Setting to No-Reboot mode	+3V - R514 - 10K - 4 - SPKR
GNT3# / GPIO55	Top-Block Swap Override	PWROK	0 = "top-block swap" mode 1 = Default (weak pull-up 20K)	R472 - 10K - 4 - PCH_GNT3#
INTRVMEN	Integrated 1.05V VRM enable	ALWAYS	Should be always pull-up	+3V_RTC - R114 - 300K - 4 - PCH_INTRVMEN
GNT1# / GPIO51	Boot BIOS Selection 1 [bit-1]	PWROK		Default weak pull-up on GNT0/1# (Need external pull-down for LPC BIOS)
GPIO19	Boot BIOS Selection 0 [bit-0]	PWROK		R471 - 10K - 4 - BIOS_B1T 1 R503 - 10K - 4 - BIOS_B1T0
HDA_SDO	Flash Descriptor Security	RSMRST	0 = Override 1 = Default (weak pull-up 20K)	+3V_SS - R411 - 10K - 4 - ACZ_SDOOUT
DF_TV5	DMI/FDI Termination voltage	PWROK	0 = Set to Vss 1 = Set to Vcc (weak pull-down 20K)	R554 - 20K - 4 - DF_TV5 5 R555 - 10K - 4 - DMI_VRM 2
GPIO28	On-die PLL Voltage Regulator	RSMRST#	0 = Disable 1 = Enable (Default)	R460 - 10K - 4 - PLL_COVR_EN 9
HDA_SYNC	On-die PLL VR Voltage Select	RSMRST	0 = Support by 1.8V (weak pull-down) 1 = Support by 1.5V	+3V_SS - R413 - 10K - 4 - ACZ_SYNC_R
GPIO8	Integrated Clock Chip Enable	RSMRST#	Should be pull-down (weak pull-up 20K)	
SPI_MOSI	ITPM function Disable	APWROK	0 = Default (weak pull-up 20K) 1 = Enable	+3V - R181 - 10K - 4 - PCH_SPI_BI
			0 = Disable (Default pull-down 20K)	


Cougar Point-M/Panther Point (PCI,USB,NVRAM)




Cougar Point/Panther Point (GPIO,VSS_NCTF,RSVD)

6,7,8,10,12,13,14,15,17,21,22,23,24,25,26,27,29,30,31,32,33,34,37,38,41,42,43 2,6,7,8,10,27,31,34 +3V_SS +3V

09



GPIO Pull-up/Pull-down(CLG)



Board ID For Function	ID1 GPIO6	ID2 GPIO16	ID3 GPIO13
SDV	0	0	0
SIV	0	0	1
SIT	0	1	0
SVI	0	1	1
SOVP	1	0	0

Board ID use below GPIO:
BOARD_ID1
BOARD_ID2
BOARD_ID3

L21, L22, L23

PCB_LAYER_ID:
0-->6 layer
1-->8 layer

System ID[0.1]:
-->L21 [0.0]
-->L22 [0.1]
-->L23 [1.0]

SV_SET_UP	High = Strong (Default)
-----------	-------------------------

TEST_SET_UP

HOST_ALERT#1_R

BIOS_REC

MFG_MODE

Arvin Wang update table on 9/19 14:12

L22	BOARD ID0 GPIO 71	SYSTEM ID0 GPIO 34	SYSTEM ID1 GPIO 24
6 Layer	0	0	1
8 Layer	1	0	1

SWITCHABLE	UMA
Stuff	R532 R533
No Stuff	R533 R532

FDI TERMINATION VOLTAGE OVERRIDE

LOW - Tx, Rx terminated to same voltage

DMI TERMINATION VOLTAGE OVERRIDE

Low = Tx, Rx terminated to same voltage (DC Coupling Mode) (DEFAULT)

BIOS RECOVERY

High = Disable (Default)

Low = Enable

MFG-TEST



MFG_MODE

UTM		
HS	VSS[0]	
AA17	VSS1	
AA2	VSS2	
AA3	VSS3	VSS80
AA4	VSS4	VSS81
AA5	VSS5	VSS82
AA6	VSS6	VSS83
AA7	VSS7	VSS84
AB1	VSS8	VSS85
AB2	VSS9	VSS86
AB3	VSS10	VSS87
AB4	VSS11	VSS88
AB5	VSS12	VSS89
AC1	VSS13	VSS90
AC2	VSS14	VSS91
AC3	VSS15	VSS92
AC4	VSS16	VSS93
AC5	VSS17	VSS94
AD1	VSS18	VSS95
AD2	VSS19	VSS96
AD3	VSS20	VSS97
AD4	VSS21	VSS98
AD5	VSS22	VSS99
AD6	VSS23	VSS100
AD7	VSS24	VSS101
AD8	VSS25	VSS102
AD9	VSS26	VSS103
AD10	VSS27	VSS104
AD11	VSS28	VSS105
AD12	VSS29	VSS106
AD13	VSS30	VSS107
AD14	VSS31	VSS108
AD15	VSS32	VSS109
AD16	VSS33	VSS110
AD17	VSS34	VSS111
AD18	VSS35	VSS112
AD19	VSS36	VSS113
AD20	VSS37	VSS114
AD21	VSS38	VSS115
AD22	VSS39	VSS116
AD23	VSS40	VSS117
AD24	VSS41	VSS118
AD25	VSS42	VSS119
AD26	VSS43	VSS120
AD27	VSS44	VSS121
AD28	VSS45	VSS122
AD29	VSS46	VSS123
AD30	VSS47	VSS124
AD31	VSS48	VSS125
AD32	VSS49	VSS126
AD33	VSS50	VSS127
AD34	VSS51	VSS128
AD35	VSS52	VSS129
AD36	VSS53	VSS130
AD37	VSS54	VSS131
AD38	VSS55	VSS132
AD39	VSS56	VSS133
AD40	VSS57	VSS134
AD41	VSS58	VSS135
AD42	VSS59	VSS136
AD43	VSS60	VSS137
AD44	VSS61	VSS138
AD45	VSS62	VSS139
AD46	VSS63	VSS140
AD47	VSS64	VSS141
AD48	VSS65	VSS142
AD49	VSS66	VSS143
AD50	VSS67	VSS144
AD51	VSS68	VSS145
AD52	VSS69	VSS146
AD53	VSS70	VSS147
AD54	VSS71	VSS148
AD55	VSS72	VSS149
AD56	VSS73	VSS150
AD57	VSS74	VSS151
AD58	VSS75	VSS152
AD59	VSS76	VSS153
AD60	VSS77	VSS154
AD61	VSS78	VSS155
AD62	VSS79	VSS156
AD63	VSS80	VSS157
AD64	VSS81	VSS158
AD65	VSS82	VSS159
AD66	VSS83	VSS160
AD67	VSS84	VSS161
AD68	VSS85	VSS162
AD69	VSS86	VSS163
AD70	VSS87	VSS164
AD71	VSS88	VSS165
AD72	VSS89	VSS166
AD73	VSS90	VSS167
AD74	VSS91	VSS168
AD75	VSS92	VSS169
AD76	VSS93	VSS170
AD77	VSS94	VSS171
AD78	VSS95	VSS172
AD79	VSS96	VSS173
AD80	VSS97	VSS174
AD81	VSS98	VSS175
AD82	VSS99	VSS176
AD83	VSS100	VSS177
AD84	VSS101	VSS178
AD85	VSS102	VSS179
AD86	VSS103	VSS180
AD87	VSS104	VSS181
AD88	VSS105	VSS182
AD89	VSS106	VSS183
AD90	VSS107	VSS184
AD91	VSS108	VSS185
AD92	VSS109	VSS186
AD93	VSS110	VSS187
AD94	VSS111	VSS188
AD95	VSS112	VSS189
AD96	VSS113	VSS190
AD97	VSS114	VSS191
AD98	VSS115	VSS192
AD99	VSS116	VSS193
AD100	VSS117	VSS194
AD101	VSS118	VSS195
AD102	VSS119	VSS196
AD103	VSS120	VSS197
AD104	VSS121	VSS198
AD105	VSS122	VSS199
AD106	VSS123	VSS200
AD107	VSS124	VSS201
AD108	VSS125	VSS202
AD109	VSS126	VSS203
AD110	VSS127	VSS204
AD111	VSS128	VSS205
AD112	VSS129	VSS206
AD113	VSS130	VSS207
AD114	VSS131	VSS208
AD115	VSS132	VSS209
AD116	VSS133	VSS210
AD117	VSS134	VSS211
AD118	VSS135	



AV4	V53169	V53259	H46
AV6	V53169	V53260	K18
AY16	V53169	V53261	K28
B11	V53169	V53262	K38
B12	V53169	V53263	K46
B15	V53164	V53264	L18
B19	V53165	V53265	L2
B23	V53167	V53266	L28
B24	V53167	V53267	L38
B31	V53168	V53268	L46
B33	V53169	V53269	L58
B39	V53170	V53270	L68
B7	V53171	V53271	L48
F16	V53172	V53272	M12
B12	V53173	V53273	P16
B18	V53174	V53274	M18
B20	V53175	V53275	M22
B22	V53176	V53276	M24
B24	V53177	V53277	M32
B28	V53178	V53278	M34
B38	V53179	V53279	M38
B40	V53180	V53280	M42
BB6	V53181	V53281	M46
BC14	V53182	V53282	M52
BC16	V53183	V53283	M54
BC2	V53184	V53284	N18
BC4	V53185	V53285	N28
BC6	V53186	V53286	N42
BC8	V53187	V53287	N46
BC12	V53188	V53288	P18
BC14	V53189	V53289	P28
BC16	V53190	V53290	T33
BC18	V53191	V53291	P40
BC42	V53191	V53291	P43
BC6	V53192	V53292	P46
BD46	V53193	V53293	P7
BD5	V53194	V53294	P7
BE6	V53195	V53295	R28
BE10	V53196	V53296	T12
BE16	V53197	V53297	T22
BF10	V53198	V53298	T27
BF16	V53199	V53299	T32
BF18	V53200	V53300	W34
BF20	V53201	V53301	W42
BF22	V53202	V53302	T47
BF24	V53203	V53303	T47
BF28	V53204	V53304	V11
BF28	V53205	V53305	V17
BF30	V53206	V53306	V26
BF30	V53207	V53307	V26
BF30	V53208	V53308	V30
BF36	V53209	V53309	V31
BF38	V53210	V53310	V36
BF4	V53211	V53311	V36
BF4	V53212	V53312	V37
RG21	V53213	V53313	V7
RG24	V53214	V53314	V17
RG44	V53215	V53315	V19
B68	V53216	V53316	W19
BH11	V53217	V53317	W2
BH15	V53218	V53318	W27
BH18	V53219	V53319	W48
BH19	V53220	V53320	Y12
BH19	V53221	V53321	Y12
BH21	V53222	V53322	Y4
BH23	V53223	V53323	Y42
BH23	V53224	V53324	Y46
BH36	V53225	V53325	V6
BH36	V53226	V53326	B28
BH43	V53227	V53327	N24
D16	V53228	V53328	N28
D16	V53229	V53329	N30
D18	V53230	V53330	A42
D18	V53231	V53331	B43
D18	V53232	V53332	BF10
D24	V53233	V53333	B43
D24	V53234	V53334	B43
D24	V53235	V53335	CG14
D24	V53236	V53336	G14
D24	V53237	V53337	H16
D24	V53238	V53338	H16
D24	V53239	V53339	T36
D24	V53240	V53340	B222
D24	V53241	V53341	B24
D24	V53242	V53342	C22
D24	V53243	V53343	AD13
D24	V53244	V53344	M14
D24	V53245	V53345	AD13
D24	V53246	V53346	AD13
D24	V53247	V53347	AD13
D24	V53248	V53348	AD13
D24	V53249	V53349	AD13
D24	V53250	V53350	BC16
D24	V53251	V53351	B228
D24	V53252	V53352	B228
D24	V53253	V53353	B228
D24	V53254	V53354	B228
D24	V53255	V53355	B228
D24	V53256	V53356	B228
D24	V53257	V53357	B228
D24	V53258	V53358	B228
D24	V53259	V53359	B228
D24	V53260	V53360	B228
D24	V53261	V53361	B228
D24	V53262	V53362	B228
D24	V53263	V53363	B228

CPT_PP_Rev_0p5






	STD 4H	STD 8H
FOX		
LTK	DGMK4000004	DGMK4000097
SUY		
MLX	DGMK4000011	DGMK4000080
Standard 4H type:DDR-C-2013289-204p		



PEX_I0VDD+PEX_I0VDDQ+PEX_PL1VDD > 3.45A




CAP CLOSE TO BGA

U30A

N13P-GS

1/19 PCL EXPRESS

12-16 mils width



0ohm (R56)	stuff
N13P-GS (GK107)	
N13P-GS (GP108)	
N13M-GS1 (GP119)	unstuff

VDD-SENSE

GND-SENSE

GPU RST#(CLG)

2.8,24,27 PLTRST#

8 DGPU_HOLD_RST#

GPU_RST#

DIS@TC7988FU

R50 DIS@200P-4

PEX_I0VDD

PEX_I0VDDQ

PEX_PL1VDD

PEX_PL1VDDQ

PEX_PL1VDDQ

PEX_PL1VDDQ

PEX_PL1VDDQ

PEX_PL1VDDQ

PEX_PL1VDDQ

PEX_PL1VDDQ

PEX_PL1VDDQ

PEX_PL1VDDQ

PEX_PL1VDDQ

PEX_PL1VDDQ

PEX_PL1VDDQ

PEX_PL1VDDQ

PEX_PL1VDDQ

PEX_PL1VDDQ

PEX_PL1VDDQ

PEX_PL1VDDQ

PEX_PL1VDDQ

PEX_PL1VDDQ

PEX_PL1VDDQ

PEX_PL1VDDQ

PEX_PL1VDDQ

PEX_PL1VDDQ

PEX_PL1VDDQ

PEX_PL1VDDQ

PEX_PL1VDDQ

PEX_PL1VDDQ

PEX_PL1VDDQ

PEX_PL1VDDQ

bga08-mids-n13p-gs-4t

15,16,33,43 +1.05V_GFX_P0E
17,18,43 +3V_GPU
15,16,33,43 +1.05V_GPU
42,43 +3V_GPU
15,33,43 GFX_CORE



All GPU power rails must ramp up after VDD33. The following conditions must be met:

- ▶ INVDDQ = 0
- ▶ IFPX_VDD = 0
- ▶ IFPX_VDDQ = 0
- ▶ IFPX_VDDQ > 0
- ▶ IFPX_VDDQ > 0
- ▶ The ramp time for any rail must be more than 40 us.




Figure 17. Recommended Power On Sequencing Order







Figure 18. Recommended Power Off Sequencing Order

For power-down sequence



PEG CLK detect





Using internal thermal sensor




Table 5. Stuffing Options

GPU	Signal/Rail	Stuffing Option
N13P-GT/GS-LP, N14P-Q1-Q3	DC and GPIO	No stuff FET Stuff FET
	3V3MISC	No stuff QD bypass resistor Stuff FET
Other N13P and N13M	DC and GPIO	No stuff FET Stuff FET
	3V3MISC	No stuff QD bypass resistor Stuff QD bypass resistor




Table 2. GB4-128 Ballout Compatibility

Ball Number	N13P-PEM-GLJ-N01 Signal Names	N13P-GS1 Signal Names	N13P-GS2 Signal Names	N13P-GT/GS-LP and N14P-Q1-Q3 Signal Names	Comment
L3	CEC	NC	NC	NC	Place a 10k pull-up on N13P-PEM-GLJ-N01


Logical Strapping Bit3	Logical Strapping Bit2	Logical Strapping Bit1	Logical Strapping Bit0
ROM_SO	XCLK_417	FE_3_BAT_SIZE	SWR_ALERT
ROM_SCLK	PCI_DEV[0:4]	SIOB_VDD3V_CFG	FEU_PCLK_TERM
ROM_SI	RAMCFG[0:1]	RAMCFG[0:1]	RAMCFG[0:1]
STRAP0	USER[0:1]	USER[0:1]	USER[0:1]
STRAP1	3GIO_PADC[0:1]	3GIO_PADC[0:1]	3GIO_PADC[0:1]
STRAP2	PCI_DEV[0:1]	PCI_DEV[0:1]	PCI_DEV[0:1]
STRAP3	SIOB_EXPOSED	SIOB_EXPOSED	SIOB_EXPOSED
STRAP4	RESERVED	PCI_SPEED_CHANGE_GEN3	PCI_MAX_SPEED

VRAM Configuration Table

VRAM Configure	Quanta P(N)O buy	Quanta P(M)W buy	Vendor PN	RAMCFG (3-0)	ROM_SI
900MHz 2GB(128M*16) Samsung	AKD0MGWTW00	K4W2G1646G-HC11	0x7(0111)	R87 (45.3K ohm)	
900MHz 2GB(128M*16) Hynix	AKD0MGWTW00	HSTQ2G63BFR-11C	0x5(0110)	R87 (34.8K ohm)	
900MHz 1GB(64M*16) Samsung	AKD0EGRTS00	K4W1G1646G-BC11	0x3(0011)	R87 (20K ohm)	
900MHz 1GB(64M*16) Hynix	AKD0ZWTW02	HSTQ1G63BFR-11C	0x2(0010)	R87 (15K ohm)	

GPU Model Strap Table

GPU Model	ROM_SO	ROM_SCLK	STRAP0	STRAP1	STRAP2	STRAP3	STRAP4
N13M-GE1-A1 (GF119)	R77 (30K ohm) PD	R77 (4.9K ohm) PU	R363 (45.3K ohm) PU	R41 (34.8K ohm) PD	R47 (4.9K ohm) PU	R52 (4.9K ohm) PD	R56 (10K ohm) PD
N13P-GL-A1 (GF108)	R73 (10K ohm) PD	R76 (15K ohm) PU	R363 (45.3K ohm) PU	R41 (45.3K ohm) PD	R47 (10K ohm) PU	NA	NA
N13P-GS-A2 (GK107)	R69 (10K ohm) PU	R77 (4.9K ohm) PU	R363 (45.3K ohm) PU	R41 (34.8K ohm) PD	R42 (10K ohm) PU	R52 (4.9K ohm) PD	R56 (10K ohm) PD




NVVDD Table


	N13M-GE1-A1 (GF119)	N13P-GL-A1 (GF108)	N13P-GS-A1 (GK107)
NVDD (0.9V)			
GPU_VDD0	0 (R66)	0 (R66)	0 (R66)
GPU_VDD1	0 (R62)	0 (R62)	0 (R62)
GPU_VDD2	0 (R58)	1 (R59)	0 (R58)
GPU_VDD3	0 (R57)	1 (R54)	0 (R57)
GPU_VDD4	1 (R71)	0 (R46)	1 (R71)
GPU_VDD5	1 (R385)	1 (R385)	1 (R385)

GPIO ASSIGNMENTS

GPIO pin Name	Normal Function	I/O	Functional Description
GPIO0	GPU_VDD0	O	GPU Core VDD0 VDD4
GPIO1	GPU_VDD1	O	GPU Core VDD1 VDD3
GPIO2	LCD, BL, PWM	O	Panel Backlight PWM Brightness Control
GPIO3	LCD, VCC or PS1	O	Panel Power Enable or Phase Shifting
GPIO4	LCD, BL, PWM	O	Panel Backlight Enable
GPIO5	GPU_VDD1	O	GPU Core VDD1 VDD3
GPIO6	GPU_VDD2	O	GPU Core VDD2 VDD2
GPIO7	3D Vision	O	3D Vision Left/Right signal
GPIO8	OVERST	I	Active Low Thermal Catastrophic Over Temperature
GPIO9	ALERT	I/O	Active Low Thermal Alert
GPIO10	MEM, FBST, CTL	O	Memory VDD Control
GPIO11	GPU_VDD0	O	GPU Core VDD0 VDD0
GPIO12	PWR, LEVDS	I	AC power detect or power supply monitor input
GPIO13	GPU_VDD0	O	GPU Core VDD0 VDD0
GPIO14	IAPU, AB	I	Hot Plug Detect for IAPU
GPIO15	GPIO_C	I	Hot Plug Detect for GPIO
GPIO16	PS1 or MEM, FBST, CTL	O	PS1 or MEM VDD Control
GPIO17	GPIO_D	I	Hot Plug Detect for GPIO
GPIO18	GPIO_E	I	Hot Plug Detect for GPIO
GPIO19	GPIO_F	I	Hot Plug Detect for GPIO
GPIO20	GPIO_G	I	Hot Plug Detect for GPIO
GPIO21	GPIO_H	I	Hot Plug Detect for GPIO



GPU	Signal/Rail	Stuffing Option
H13P-GT/-GS/-LP, H14P-Q1/-Q3	I2C and GPIO	No stuff FET Stuff Q0 bypass resistor
	JV3MISC	Stuff FET No stuff Q0 bypass resistor
Other H13P and H13M	I2C and GPIO	Stuff FET No stuff Q0 bypass resistor
	JV3MISC	No stuff FET Stuff Q0 bypass resistor




15 VMC_D09[3..0]
15 VMC_D07[3..0]
15 VMC_D05[3..0]
15 VMC_D03[3..0]




CHANNEL B: 512MB/1024MB DDR3


14,15,19,33,43 +1.5V_GPU

20








Layout Note:
Setting R,G,B trace
impedance to 50 ohm.







LCDVCC






26,30,34,36,43 +15V
6,7,8,9,10,12,13,14,15,17,21,22,24,25,26,27,29,30,31,32,33,34,37,38,41,42,43 +3V
10,26,28,31,33,34 +6V_55
6,7,24,26,27,31,32,34,36,36,40 +3VPCU
33,35,36,37,38,39,41,42 VIN



back light





MDI 2+/-
MDI 1+/-
GND

U13
IC1
GND
REF
IC2
CM1203A-450

MDI 3+/-
MDI 1+/-
LANVCC


MDI 2+/-
MDI 1+/-
GND

U22
IC1
GND
REF
IC2
CM1203A-450

MDI 3+/-
MDI 1+/-
LANVCC

10/100 non-stuff



Reserve for Surge
Line to GND TVS




The schematic shows the LAN interface circuit for the Raspberry Pi 4 Model B. It features two RJ45 ports, labeled CN3 and CN4. Each port has four pins connected to the Ethernet controller's LANx_OLED pins. The top port (CN3) is connected to LANx_OLED_0 through LANx_OLED_3. The bottom port (CN4) is connected to LANx_OLED_4 through LANx_OLED_7. The Ethernet controller is represented by a large blue box with multiple pins. The power supply section includes a 5V regulator (U1) and a 3.3V regulator (U2). The ground connection is labeled GND.

CODEC(ADO)

Close to CODEC


**Codec Power(ADO)**

Earphone(AMP)




HDA Power(ADO)


*Intel HDA Either +1.5V_S5 or +3V_S5




System MIC(AMP)






Speaker(AMP)






PC BEEP






SATA HDD Connector.







SATA ODD Connector.






USB3.0*2




SUY USB3.0: DFHS09FR063




SUY USB3.0: DFHS09FR063

USB2.0*1



DC-IN Board



FOR ESD





Figure 10 is a schematic diagram illustrating the routing of TPCLK and TPDATA signals between two PCB layers. The top layer (Layer 1) shows a +3V supply, a 0.6s delay, a +3V TP signal, a 0.1uF/10V capacitor, and a CN7 Touch Pad. The bottom layer (Layer 2) shows two 10pF/50V capacitors, C626 and C515, connected to the TPCLK and TPDATA traces respectively. The traces are labeled EL9 and EL10. The diagram is labeled "For EMI/ESD".



[illegible]

POWER BOARD

23.32 LID551#
23.32 NBSW1ONA
23.32 NOVO_5TR#

+3V(PCU)

0.1uF/10V_4

C132

CN6 Power Board CONNECTOR

1 2 3 4 5 6

PWR_WHITE

C136 1000F/16V_4
C138 1000F/16V_4
C139 1000F/16V_4
C137 1000F/16V_4



R152 T1A0G55A11R
R153 T1A0G55A11R
R154 T1A0G55A11R
R155 T1A0G55A11R
R156 T1A0G55A11R
R157 T1A0G55A11R


[illegible]

The schematic diagram illustrates the electrical connections for the Card Reader BOARD. Key components and connections include:



- Power Supply:** A +5V_5S input is connected to the board. A 3V regulator (U19) provides power to the card reader components. Decoupling capacitors C34B (0.1uF/10V_4) and C625 (0.1uF/10V_4) are used for power filtering.
- USB Interface:** The USB_ON signal is connected to the USB2PWR1 header. The USB2PWR1 header also includes a 0.1uF/10V_4 capacitor and a 40 mils (Iout=1A) current rating.
- Card Reader Interface:** The card reader is connected via the CN9 header. The header includes pins for USBP9+, USBP9-, USBP10-, and USBP10+. The card reader also has pins for CLK_48M_CARD, CARDREADER_RST#, and CARDREADER_DET#.
- Card Reader Components:** The card reader includes a MIC1-VREFOL, MIC1-VREFOP, MIC1_JD, MIC1_L1, MIC1_R1, LINE_ID, HPDOUT_L1, HPDOUT_R1, and HPDOUT_L1 pins. The card reader also has pins for CARDREADER_RST# and CARDREADER_DET#.
- EMI Protection:** EMI protection is provided by EC54 (220P/50V_4) and EC55 (220P/50V_4) capacitors, which are connected to the ground plane.
- Other Components:** The board includes a 3V regulator (U19), a 40 mils (Iout=1A) current rating, and a 0.1uF/10V_4 capacitor (C34B).









3V_S5, 5V_S5



LANVCC






6,7,23,24,26,27,31,32,34,36,40 +3VPCU
23,33,36,37,38,39,41,42 VIN









www.vinafix.vn

10,34,35,36,37,38,39,41,42,43 +5VPCU
6,7,23,24,26,27,31,32,34,35,36 +3VPCU
4,7,10,33,34 +1.8V







6,7,8,9,10,12,13,14,15,17,21,22,23,24,25,26,27,29,30,31,32,33,34,37,38,41,42
 10,34,35,36,37,38,39,40,41,42
 14,15,18,20,33
 23,25,30,34,36
 2,4,10,12,13,33,34,37
 14,15,16,33
 2,4,6,7,8,10,33,34,38

+3V_GPU
 +3V_GPU
 +3V_GPU
 +1.5V_GPU
 +1.5V_GPU
 +1.5V_GPU
 +1.5V_GPU
 +1.5V_GPU
 +1.5V_GPU

